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ABSTRACT
Modern commodity operating systems do not provide devel-
opers with user-space abstractions for building high-speed
packet processing applications. The conventional raw socket
is inefficient and unable to take advantage of the emerging
hardware, like multi-core processors and multi-queue net-
work adapters. In this paper we present the NetSlice operat-
ing system abstraction. Unlike the conventional raw socket,
NetSlice tightly couples the hardware and software packet
processing resources, and provides the application with con-
trol over these resources. To reduce shared resource con-
tention, NetSlice performs domain specific, coarse-grained,
spatial partitioning of CPU cores, memory, and NICs. More-
over, it provides a streamlined communication channel be-
tween NICs and user-space. Although backward compatible
with the conventional socket API, the NetSlice API also pro-
vides batched (multi-) send / receive operations to amortize
the cost of protection domain crossings. We show that com-
plex user-space packet processors—like a protocol acceler-
ator and an IPsec gateway—built from commodity compo-
nents can scale linearly with the number of cores and operate
at 10Gbps network line speeds.
1. INTRODUCTION
Extensible and programmable router support is becoming
more important within today’s experimental networks [21,
27, 28, 40, 47]. Indeed, general purpose packet processors
enable the rapid prototyping, testing, and validation of novel
protocols. For example, OpenFlow [36] evolved quickly into
a mature specification, and was able to do so by leverag-
ing highly extensible NetFPGA [33] forwarding elements.
Moreover, the OpenFlow specification is currently being in-
corporated into silicon fabric by enterprise grade router man-
ufacturers. Such extensible router support seamlessly en-
ables the deployment of functionality that is currently imple-
mented by network providers through special purpose net-
work middle-boxes, like as protocol accelerators and perfor-
mance enhancement proxies [42, 48, 55].
Traditionally, the tradeoff between specialized hardware
packet processors and software packet processors running
on general purpose commodity hardware has been, and re-
mains still, one of high performance versus ease of pro-
grammability. The currency for packet processors is per-
formance. More recently, several significant efforts strived
to render networking hardware more extensible [29, 33, 45].
Conversely, software routers have successfully harnessed the
raw horsepower of modern hardware to achieve considerably
high data rates [16, 27, 34]. However, for the sake of perfor-
mance, such software routers were devised to run within the
kernel, at a low level immediately on top of the hardware.
Writing a packet processor on domain specific, albeit ex-
tensible, hardware is hard since the developer needs to be
aware of low level issues, intricacies, and limitations. We ar-
gue that building packet processors in the kernel, even when
taking advantage of elegant frameworks such as Click [30],
is equally difficult. In particular, the developer does not sim-
ply learn a new “programming paradigm.” She needs to be
aware of the idiosyncrasies of the memory allocator (e.g.
small virtual address spaces, the limit on physically contigu-
ous memory chunks, the inability to swap out pages), under-
stand various execution contexts and their preemptive prece-
dence (e.g. interrupt context, bottom half, task / user con-
text), understand synchronization primitives and how they
are intimately intertwined with the execution contexts (e.g.
when an execution context is not allowed to block), deal with
the lack of standard development tools like debuggers, and
handle the lack of fault isolation. A bug in a conventional
monolithic kernel brings the system into an inconsistent state
and is typically lethal—leading at best to a crash, or worse,
may corrupt data on persistent storage or cause permanent
hardware component failure.
Although user-space packet processing applications could
ease the development burden and provide fault isolation, the
premium on performance has rendered such an option largely
invalid for all but modest data rates. Packet processors run-
ning in user-space on modern operating systems (OSes) are
rarely able to saturate modern networks [14, 16, 37], given
that 10 Gigabit Ethernet (GbE) Network Interface Controllers
(NICs) are currently a commodity. Yet the opportunity to
achieve both performance, fault isolation, and programma-
bility rests in taking advantage of multi-core processors and
multi-queue NICs. However, to scale linearly with the num-
ber of cores, contention must be kept to a minimum. Con-
ventional wisdom, and Amdahl’s law [3,26], states that when
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adding processors to a system the benefit grows at most lin-
early while the costs (cache coherency, memory / bus con-
tention, serialization) grow quadratically. Unfortunately, op-
erating systems fail to provide general-purpose abstractions
for packet processing in user-space that take advantage of
modern hardware transparently. For example, packet pro-
cessors built with the raw socket—the de-facto packet pro-
cessing mechanism—are unable to sustain high rates.
In this paper we report on the design and implementa-
tion of NetSlice—a new operating system abstraction that
enables linear performance scaling with the number of cores
while processing packets in user-space. We achieves this
through an efficient raw communication channel akin to the
raw socket, that leverages modern hardware. NetSlice per-
forms spatial partitioning (i.e. exclusive assignment instead
of time sharing) of the CPU cores, memory, and multi-queue
NIC resources at coarse granularity, to aggressively reduce
overall memory and interconnect contention.
NetSlice provides high performance and multi-core scala-
bility. It tightly couples the hardware and software resources
involved in packet processing. The spatial partitioning effec-
tively offers the illusion of a battery of independent, isolated
SMP machines working in parallel with little contention. At
the same time, each individual NetSlice partition is designed
to provide a fast, lightweight, streamlined path for packets
between the NICs and the user-space raw endpoint. More-
over, the NetSlice application programming interface (API)
exposes fine-grained control over the hardware resources,
and provides efficient batched send / receive operations.
NetSlice is practical; it works out-of-the-box with vanilla
Linux kernels running stock NIC device drivers (simply build
and load NetSlice at runtime), achieving high-performance
without requiring any invasive patches (e.g. it requires no
new system-calls or modified zero-copy drivers). Unlike
NetTap [7] and the more recent netmap [56], NetSlice does
not rely on zero-copy techniques, though it could benefit
from them; consequently, NetSlice is able to trivially en-
force strict address space isolation, as well as provide seam-
less portability and usability. NetSlice is self-contained, as
portable as any device driver, and easy to deploy, requiring
only a simple kernel extension that can be loaded at runtime.
We show that complex user-space packet processors built
with NetSlice—a protocol accelerator and an IPsec gateway—
closely match the performance of state-of-the art in-kernel
RouteBricks [16] variants. Moreover, NetSlice packet pro-
cessors scale linearly with the number of cores and operate
at nominal 10Gbps network line speeds, vastly exceeding
alternative user-space implementations that rely on the con-
ventional raw socket. NetSlice is fundamentally different
than high-speed in-kernel variants like RouteBricks since the
latter does not provide fault isolation. Further, RouteBricks
does not enable high-speed packet processing in user-space
any more than the conventional raw socket does.
The contributions of this paper are as follows:
• We argue that the conventional abstractions (e.g. the
raw socket) are ill-suited for packet processing appli-
cations.
• We propose NetSlice—a new operating system abstrac-
tion for developing packet processors in user-space that
can leverage modern hardware.
• We show that the throughput of NetSlice applications
scales linearly with the number of cores, closely fol-
lowing the performance of state-of-the-art, in-kernel
variants. NetSlice also provides fault isolation.
• NetSlice requires only a simple kernel extension which
can be loaded at runtime, providing hardware indepen-
dent drop-in replacement for conventional raw sockets.
The rest of the paper is structured as follows. Section 2
expands on the motivation behind user-mode packet proces-
sors. Section 3 details the NetSlice design and implemen-
tation while Section 4 presents our evaluation. Section 5
contains the related work and Section 6 concludes.
2. RAW SOCKETS AND MANY CORES:
WHEREHAVEALLMYCYCLESGONE?
The new reality is that software packet processors must
scale with the number of cores (e.g. routing throughput
should increase as the number of cores increase). This is
true even for user-space packet processors. Currently, packet
processors and packet capture libraries rely on the raw socket
(PF PACKET and SOCK RAW) and BSD Packet Filter [35]
(BPF/LSF). Unfortunately, these abstractions were designed
when the ratio between single CPU performance (expressed
in cycles/MIPS/MFLOPS) and network speed remained the
same over time. By shifting the focus from single CPU scal-
ing to placing many cores on the same silicon chip, the semi-
conductor industry has ushered in a new world in which fast
networks are driven in unison by many slow cores. For ex-
ample, modern 10 Gbps commodity network adaptors are
commonplace, and while the number of cores per chip has
been steadily increasing, single core performance has been
stagnant for the past years.
The raw socket and other sister operating systems abstrac-
tions for packet processing in user-space are overly general,
and in need of an overhaul. The issues stem from the fact that
the entire network stack handles the raw socket in the same
fashion it handles a regular endpoint (e.g. TCP or UDP)
socket—essentially taking the least common denominator
between the two. However, unlike TCP or UDP sockets, a
raw socket is different in that it manipulates the entire traffic
seen by the host. Given today’s network capabilities and the
relatively slow cores, such traffic is sufficient to overwhelm
a host that uses raw sockets. We argue that applications are
unable to take advantage of modern hardware since:
1. The raw socket abstraction is too general and provides
the user-mode application with no control over the phys-
ical resources involved in packet reception and trans-
mission.
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2. Although simple and common to all types of sockets,
the socket API is largely inefficient.
3. The conventional network stack is loosely coupled. In
particular, the hardware and software resources that
are involved in packet processing are loosely coupled,
which results in increased contention.
4. Likewise, the conventional network stack was built for
the general, most common case. As a result, the path
taken by a packet between the NIC and the user-space
raw endpoint is unnecessarily expensive.
Engler et al. [19] have similarly argued for an “end-to-
end” approach against the high cost introduced by high-level
abstractions. A fixed set of high level abstractions has been
known to i) hurt application performance, ii) hide informa-
tion from applications, and iii) limit the functionality of ap-
plications. The conventional (raw) socket is such an exam-
ple: it offers a single, arguably ossified, API which abstracts
away the path taken by a packet between the NIC and the
application, thus providing no control over the hardware re-
sources utilized, which is why applications fail to perform.
In what follows, we will expand on the four above claims.
First, the socket API does not provide tight control over the
physical resources involved in packet processing. For exam-
ple, the user-mode application has no control over the path
taken by a packet between some NICs queue and the raw
endpoint. Second, although providing a simplified interface,
the socket API is largely inefficient. For example, it requires
a system call for every packet send / receive operation (the
asynchronous I/O interface is currently only used for file op-
erations, since it does not support ordering—equally impor-
tant for both TCP send/receive and UDP send operations).
Third, the network stack is loosely coupled. For example,
the raw socket endpoint is loosely coupled with the network
stack by virtue of the user-mode task it belongs to. Since
processing is performed in a separate protection domain, an
additional cost is incurred due to packet copies between ad-
dress spaces, cache pollution, context switches, and schedul-
ing overheads. The cost depends on the CPU affinity of the
user-mode task relative to the corresponding in-kernel net-
work stack that processed the packets in the first place. In
general, there are several choices where the user-mode task
may run with respect to the in-kernel network stack:
• Same-core: in lockstep on the same CPU with the in-
kernel network stack;
• Hyperthread: concurrently on a peer hyperthread of
the CPU that runs the in-kernel network stack;
• Same-chip: concurrently on a CPU that shares the
Last Level Cache (LLC), e.g. L3 for Nehalem;
• Different-chip: concurrently on a CPU that belongs to
a different packaging socket / silicon die.
The first option, i.e. same-core, is ideal in terms of cache
performance, however one has to consider the cost of fre-
quent context switches and the impedance mismatch between
the in-kernel network stack running in softirq context (a type
of bottom half), at a strictly higher priority than user-mode
tasks, and the user-mode task. If the user-mode task is not
time-shared sufficient CPU cycles to clear the socket buffers
in a timely fashion, packets will be dropped.
If hyperthreads are available, the second option may be
ideal. However, hyperthreads need to be simultaneous—the
CPU can fetch instructions from multiple threads in a single
cycle. Hyperthreads are not ideal if they work on separate
data (i.e. at different physical locations in memory), since
they would split all shared cache levels into half. However,
if hyperthreads work on shared data, like the packets passed
between a user-mode task and the in-kernel network stack,
then this scenario has the potential of also reducing cache
misses beyond the LLC. Alternatively, two CPUs may only
share the LLC—the third option—and still reduce the num-
ber of cache misses. The final option is sub-optimal, since
every packet would induce an additional LLC cache miss.
However, the kernel scheduler defaults to dynamically se-
lecting on which CPU to run the user-mode task, constantly
re-evaluating its past decision, and potentially migrating the
task onto a different CPU. Although the user-space appli-
cation is able to choose a CPU affinity to request on which
CPUs to run, the socket interface provides no insight into
what the placement should be. The traffic may have been
handled by the in-kernel network stack on any of the avail-
able CPUs. Worse, the raw socket was designed to receive
traffic from all queues of every NIC, traffic that is handled by
all (interrupt receiving) CPUs, thus increasing the cross-core
contention overhead (e.g. cache coherency, cache pollution).
Fourth, and final, the in-kernel network stack is overly
general, bulky, and unnecessarily expensive. To illustrate
this, consider a user-space application processing the entire
traffic by means of raw sockets. For the system depicted
in Figure 1(a), in order to utilize the available CPU cores,
boilerplate solutions either use several raw sockets in paral-
lel, one per process / thread, or a single raw socket and load
balance traffic to several worker threads.
If several raw sockets are used in parallel, each received
packet is processed by protocol handlers as many times as
there are raw sockets, and a copy of the packet is delivered
to each of the raw sockets. Moreover, the original packet is
also passed to the default in-kernel IP layer. To implement a
packet processor in user-space, an additional firewall rule is
needed that instructs the kernel to needlessly drop the packet.
Berkeley Packet Filters (BPF) can be installed on each raw
socket in an attempt to disjointly split the traffic, however:
• BPF filters are expensive, and they scale poorly with
an increase in the number of sockets [63].
• Writing non-overlapping filters for all possible traffic
patterns is hard at best, and requires a priori knowledge
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of traffic characteristics, not to mention the complexity
of handling traffic imbalances. Filters may be installed
at runtime, by reacting to the traffic patterns, however,
installing filters on the fly at rates around 10Gbps is not
feasible [61].
• Without understanding the NICs opaque hash function
that classifies flows to queues we are unable to pre-
dict the CPU that will be executing the kernel network
stack, hence filters may exacerbate interference (e.g.
cache misses). Such predictions are only possible if
the interrupts from queues are issued in a deterministic
fashion, and if the classification function is itself de-
terministic. The issue is further aggravated by using
NICs from different vendors, which implement differ-
ent classification functions (in our experience this is
true of the Intel and Myricom 10GbE NICs).
Alternatively, a single raw socket may be used to load bal-
ance and quickly dispatch traffic to several worker threads.
In this scenario, there are two potential contention spots.
First, between the in-kernel network stacks running on all
(interrupt receiving) CPUs and the dispatch task, and sec-
ond, between the dispatch task and the worker threads (we
evaluate this scenario in Section 4).
3. NetSlice
We argue that user-mode processes need complete con-
trol over the entire path taken by packets, all the way from
the NICs to the applications and back. NetSlice relies on a
four pronged approach to provide an efficient OS abstraction
for packet processing in user-space. First, NetSlice spatially
partitions the hardware resources at coarse granularity to re-
duce interference / contention. Second, the NetSlice API
provides the application with fine-grained control over the
hardware resources. Third, NetSlice provides a streamlined
path for packets between the NICs and user-space. Fourth,
NetSlice exports an efficient API.
The core of the NetSlice design consists of spatial par-
titioning of the hardware resources involved in packet pro-
cessing. In particular, we provide an array of independent
packet processing execution contexts that “slice” the net-
work traffic to exploit parallelism and minimize contention.
We call such an execution context a NetSlice. Each NetSlice
tightly couples all software and hardware components like
NICs and CPUs—executing the in-kernel network stack and
the user-mode task tightly coupled with each-other.
As network speeds have continued to increase and ven-
dors have switched focus from individual CPU performance
scaling to increasing the number of cores per chip, a sin-
gle core handling traffic at line rate from a single network
interface has few, if any, cycles to spare. Modern NICs at-
tempt to address the issue by supporting in hardware mul-
tiple transmit (tx)/receive (rx) queues that can be handled
in parallel by different cores. A NetSlice packet processing
execution context consists of one such tx and one rx queue
per attached NIC, and two (or more) tandem CPUs. Impor-
tantly, a tx/rx NIC queue belongs to a single context, hence
each NetSlice context can perform any interface-to-interface
forwarding independently. While the NIC queues and CPU
cores are resources explicitly partitioned by NetSlice, each
execution context also consists of implicit resources, like a
share of the physical memory, PCIe bus bandwidth, etc. The
tandem CPUs share at the very least the LLC; NetSlice de-
faults to using hyperthreads if available. NetSlice automat-
ically binds the tx/rx queues of each context to issue inter-
rupts exclusively to one of the peer CPUs in the context—we
call this the k-peer CPU; we call the other CPU(s) the u-peer
CPU(s). The in-kernel (NetSlice) network stack executes on
the k-peer CPU, while the user-mode (NetSlice) task runs si-
multaneously on the u-peer CPU. A NetSlice may have more
than two CPUs: several threads execute in user-mode to bal-
ance the processing load between user- and kernel-space.
There are as many NetSlices as there are CPU tandems.
For our experimental setup depicted in Figure 1(a), NetSlice
partitions resources as depicted in Figure 1(b). Every NIC is
configured with eight tx/rx queues, associating the ith tx/rx
queue of every NIC (e.g. NICs 0 and 1 in Figure 1(a)) with
tandem pairs consisting of CPUs i (k-peer) and i+8 (u-peer).
Each NIC issues interrupts signaling events pertaining to the
ith queue to the ith CPU exclusively. Through this technique,
no two k-peer CPUs will handle packets on the same NIC
queue, thus eliminating the costs of contention like locking,
cache coherency, and cache misses. This scheme that binds
NIC queues to CPUs was previously evaluated for 1Gbps
NICs [8] and is the keystone to RouteBricks’ individual for-
warding element scaling. (RouteBricks relies on Click [30]
which uses a polling driver—the same functionality provided
by the “New API” (NAPI) [41] hybrid polling in conjunction
with NIC device interrupt coalescence.)
NetSlice exposes fine-grained control over the hardware
resources of the entire packet processing execution context
to the user-mode application. For example, it provides con-
trol over which CPU the in-kernel (NetSlice) network stack
is executing with respect to the user-mode application to take
advantage of the physical cache layout. The added control
is key to minimizing inter-CPU contention in general, and
cache misses and cache coherency penalties in particular.
Importantly, the path a packet takes through each Net-
Slice execution context is streamlined, bypassing the default,
bulky, in-kernel general purpose network stack. NetSlice hi-
jacks the packets at an early stage subsequent to DMA re-
ception and before it would have been handed off to the net-
work stack. Next it performs minimal processing while in
kernel context executing on the k-peer CPU, and then passes
the packets to the user-space application to be processed in
overlapped (pipelined) fashion, on the u-peer CPU. Notably,
on an entire NetSlice path there is a single spinlock being
used per send / receive direction. The spinlock is specialized
for synchronization between the communicating execution
contexts, namely between a bottom half and a task context.
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Figure 1: Nehalem cores and cache layout (a) and corresponding NetSlice spatial partitioning example (b).
While the NetSlice API provides tight control over physi-
cal resources, it also supersedes and extends the socket API
while maintaining a level of backwards compatibility. Be-
sides requiring a system call for every packet send or receive,
the NetSlice API also supports batched operations to amor-
tize the cost associated with protection domain crossings.
3.1 NetSlice Implementation and API
The raw NetSlice API extends the device-file interface
and leverages the flexibility of the ioctlmechanism. User-
mode libraries may use it to create a more elegant API, in
the same fashion the Packet CAPture (pcap) library [51] is
layered on top of the raw socket. These user-mode applica-
tions perform conventional file operations using the familiar
API (read/write/poll) over each slice, which map to
corresponding operations over the per-NetSlice data flows.
For example, a conventional read operation will return the
next available packet, block if no packet is available, or re-
turn -EAGAIN if there are no packets available and the de-
vice was opened with the O NONBLOCK flag set. We im-
plemented the NetSlice abstraction as a set of character de-
vices with the same major number and N minor numbers—
one minor number for each of the N slices. By overloading
the device-file interface we gained portability since NetSlice
could reside in a kernel runtime loadable module, whereas
new system calls cannot.
The ioctl mechanism was sufficient to provide Net-
Slice additional control and API extensions. For example,
the NETSLICE CPUMASK GET ioctl request returns the
affinity mask of the tandem CPUs, providing the current
user-mode task with fine control over the CPU it runs atop.
The NETSLICE TX CSUM SET ioctl request allows the
user-mode application to offload TCP, IP, both or no check-
sum computation (alternatively, one may set a per-packet
flag in the netslice iov). The in-kernel NetSlice stack
has the knowledge to enable hardware specific offload com-
putation to spare CPUs from unnecessarily spending cycles.
Once the NETSLICE RW MULTI SET ioctl is issued,
the user-mode application may overload the read/write
calls to send and receive an array of datagrams encoded into
the parameters. Note that this is fundamentally different than
the readv/writev calls which can only perform scatter-
gather of a single datagram (or packet) per call. Batched
packet receive and send operations are instrumental in mit-
igating the overheads of issuing a system call per opera-
tion. At the same time, batching reduces per packet lock-
ing overheads, e.g. spinlock induced cycle waste and cache
coherency overheads, between the user-mode task while exe-
cuting system calls and the in-kernel NetSlice network stack.
Figure 2 shows an example of application code using Net-
Slice batched read / write for a naı¨ve deep packet inspection
tool. Commenting out lines 37 and 39, the application for-
wards packets behaving as a regular router. The array of
buffers are passed to the read and write functions encoded in
netslice iov structures. The example consists of a sin-
gle NetSlice (namely the first NetSlice) hence the applica-
tion will only receive packets classified to be handled by the
first queue of each NIC. To handle the entire traffic, the ex-
ample can be easily extended to accommodate all available
queues using either an equal number of threads or processes.
For outgoing packets, the routing decision is performed by
default within the in-kernel NetSlice stack. However, there
is an ioctl request (NETSLICE NOROUTE SET) that al-
lows applications to instruct NetSlice that routing will be
performed in user-space (by encoding the chosen output in-
terface within the parameters of the write call). If the hard-
ware decides which NIC rx queue to place the received pack-
ets onto, the software is responsible for selecting an out-
bound NIC queue to transmit packets on. For the conven-
tional network stack, the core kernel or the device driver is
responsible with implementing this functionality. NetSlice
provides a specialized classification “virtual function” that
overrides driver or kernel provided hash functions (by updat-
ing the select queue function pointer of net device
structures). The NetSlice classification function ensures that
the packets which belong to a particular NetSlice context
are placed solely on the tx queues associated with the con-
text. Unlike the classification functions provided by the de-
vice drivers (e.g. the Myricom myri10ge driver provides the
myri10ge select queue function) or the kernel’s de-
fault simple tx hash, the NetSlice classification func-
tion is cheaper, consisting only of three load operations, one
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1: #include "netslice.h"
2:
3: struct netslice_iov {
4: void *iov_base;
5: size_t iov_len; /* capacity */
6: size_t iov_rlen;/* returned length */
7: int flags; /* selective per-packet operations */
8: } iov[IOVS];
9:
10: struct netslice_rw_multi {
11: int flags;
12: } rw_multi;
13:
14: struct netslice_cpu_mask {
15: cpu_set_t k_peer, u_peer;
16: } mask;
17:
18: fd = open("/dev/netslice-1", O_RDWR);
19:
20: rw_multi.flags = MULTI_READ | MULTI_WRITE;
21: ioctl(fd, NETSLICE_RW_MULTI_SET, &rw_multi);
22: ioctl(fd, NETSLICE_CPUMASK_GET, &mask);
23: sched_setaffinity(getpid(), sizeof(cpu_set_t),
24: &mask.u_peer);
25: for (i = 0; i < IOVS; i++) {
26: iov.iov_base = malloc(MTU_LARGE);
27: iov.iov_len = MTU_LARGE;
28: }
29: if (mlockall(MCL_CURRENT) < 0)
30: EXIT_FAIL_MSG("mlockall");
31:
32: for (;;) {
33: ssize_t cnt, wcnt = 0;
34: if ((cnt = read(fd, iov, IOVS)) < 0)
35: EXIT_FAIL_MSG("read");
36:
37: for (i = 0; i < cnt; i++)
38: /* iov_rlen marks bytes read */
39: scan_pkg(iov[i].iov_base, iov[i].iov_rlen);
40: do {
41: size_t wr_iovs;
42: /* write iov_rlen bytes */
43: wr_iovs = write(fd, &iov[wcnt], cnt-wcnt);
44: if (wr_iovs < 0)
45: EXIT_FAIL_MSG("write");
46: wcnt += wr_iovs;
47: } while (wcnt < cnt);
48: }
Figure 2: One NetSlice batched read/write example.
arithmetic, one bitwise mask operation, and no conditional
branches (by contrast, simple tx hash has three condi-
tional statements).
Instead of a character device, we could have implemented
NetSlice by extending the socket interface with a new socket
type (e.g. SOCK RAW). However, the current approach en-
abled us to seamlessly commandeer received packets imme-
diately after reception. A new PF PACKET socket does not
curtail the default network stack, nor does it prevent the ker-
nel from performing additional processing per packet (e.g.
pass packets through all relevant protocol handlers).
3.2 Discussion
NetSlice does not rely on zero-copy techniques, unlike
prior work for which zero-copy was the keystone in boosting
the performance of I/O and network paths [17, 49]. Instead,
NetSlice copies each packet once between user- and kernel-
space, trading off CPU cycles in exchange for flexibility and
portability. The reason we can afford to make this tradeoff
is because modern NUMA (non-uniform memory access)
architectures that replaced the Front-Side-Bus with point-
to-point interconnects can be CPU bound when processing
packets [16]; with the caveat that cache coherency overhead
and cache misses can be kept sufficiently low [11]. As we’ll
show in Section 4, NetSlice minimizes these overheads and
achieves linear scalability with the number of cores, while
maintaining the cost of packet copies constant per CPU. The
cost is roughly a cache miss for the first load plus the time
it takes to copy the remaining bytes which the hardware
prefetching already brought in the LLC. This works to our
advantage, since CPU cycles and even entire cores are eas-
ier to scale than interconnect and bus capacities: Moore’s
Law currently results in an increase in cores, and the goal
is to fully utilize each core. Further, commodity NICs are
expected to support an increasing number of queues, since
they are also used to support virtualization.
NetSlice leverages modern hardware to render zero-copy
on orthogonal issue, less pivotal for performance, which can
be supported in the future if so desired. By avoiding zero-
copy, NetSlice gains added portability and usability. Cur-
rently, NetSlice comprises of a single runtime loadable mod-
ule that works out-of-the-box with vanilla Linux kernels run-
ning stock NIC device drivers.
By contrast, zero-copy techniques, like memory mapping
NIC DMA rings or the NIC’s entire address space into user-
space [7, 56] are not only invasive, they also break isolation.
New device drivers may have to be written and supported,
and kernels may have to be extended or modified accord-
ingly. For example, the kernel scheduler will have to ensure
that the user-mode task controlling a NIC is scheduled suffi-
cient CPU time and is not preempted for long continuous pe-
riods [9,15] of time, or packets are dropped (when the DMA
rings fill up). Moreover, current OSes lack support for deliv-
ering events to user-space in a timely fashion—mechanisms
like epoll or kqueue / kevent do not currently fea-
ture interrupt delivery. Myricom’s MX-10G [39] is one such
technology that provides zero-copy drivers. However, the
MX-10G drivers are intended for TCP/IP and UDP/IP com-
munication endpoints, and do not support interface-to-interface
forwarding, the most basic functionality of a router or gen-
eral purpose packet processor. In fact, the MX-10G drivers
do not provide support out-of-the-box for two different NICs
at the same time on the same machine.
Likewise, NetSlice is also orthogonal to the large body
of past work that relocated the networking stack into user-
space [7, 20, 23, 50, 59]. For example, user-space network-
ing may very well be built on top of NetSlice, although we
did not yet implement the network stack encapsulation for
replacing endpoint sockets. In our experience, conventional
TCP and UDP sockets still perform sufficiently well, to date.
Moreover, given that a typical host may have an arbitrarily
large number of concurrent TCP and UDP connections, it
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is not clear that user-space networking, even built over Net-
Slice, would perform better than the current network stack
since it would require efficient inter-process-communication
for de-multiplexing and multiplexing traffic between user-
mode applications. Nevertheless, we plan to investigate Net-
Slice support for endpoint sockets in the future.
4. EVALUATION
We evaluated software packet processors running NetSlice
and compared them against the state-of-the-art user-space
and in-kernel equivalent implementations. We have ported
packet processors to run over RouteBricks [16] forwarding
elements, as well as to run in user-space using the pcap li-
brary [51]. Pcap is implemented on top of the conventional
raw (PF PACKET) sockets. We also linked the pcap appli-
cations with Phil Wood’s libpcap-mmap library [60], which
uses the memory mapping functionality of PF PACKET sock-
ets, known as PACKET MMAP. (PF RING [52] sockets are
roughly an alternative implementation of the PACKET MMAP
approach. Further, PF RING sockets require an invasive
patch that alters the core-kernel codebase, unlike the readily
available PACKET MMAP sockets or NetSlice.) A kernel that
is built with the PACKET MMAP support copies each packet
onto a circular buffer mapped into user-space before option-
ally adding it to the socket’s queue. The user-space applica-
tion can poll the arrival of new packets and receive them
without the cost of issuing additional system calls. (The
PACKET MMAP support does not implement a zero-copy re-
ceive technique, a packet is copied the same number of times
as with a traditional socket.) The NetSlice batched receive
operation achieves the same net effect, however unlike Net-
Slice batched transmit, PACKET MMAP sockets do not of-
fer equivalent support for outbound packets. During our ex-
periments, we set the circular buffer size to the value that
yielded the best performance, incidentally it was the max-
imum value. (For our machines, the PCAP MEMORY=max
request yielded a 1.93GB circular buffer.) We did not com-
pare against the libipq / libnetfilter queue [43]
packet redirection mechanism since it consistently crashed
at high data rates (the netlink sockets it relies on proved to
be inadequate for high data rates).
NetSlice consists of 1814 lines of kernel module code and
2981 lines of user-space applications—a router, an IPsec
gateway (839 lines of AES ports), and an implementation
of the Maelstrom [5] protocol accelerator.
Our evaluation answers the following questions:
• What is the performance of NetSlice with respect to
the state-of-the-art, for both routing and IPsec?
• What is the performance breakdown of the NetSlice
techniques? To quantify this scenario, we funnel all
traffic to be handled by a single NIC queue: there is no
interference from extraneous CPUs and NIC resources,
and we are able to quantify, in isolation:
– The benefit of streamlining packet paths;
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Figure 3: Experimental evaluation physical topology.
– The NetSlice performance with respect to possi-
ble peer CPUs placement;
– The benefit of NetSlice batched operations;
– NetSlice added latency and CPU usage.
• How does NetSlice scale with the number of cores?
• Can complex packet processors built with NetSlice de-
liver the advertised performance increase?
4.1 Experimental Setup
We deployed a testbed topology as depicted in Figure 3,
with four Dell PowerEdge R900 machines serving as end-
hosts that generate and receive traffic. The traffic is aggre-
gated by two Cisco Catalyst 4948 series switches before be-
ing routed through a pair of identical Dell PowerEdge R710
machines, which we refer to as the egress and ingress routers.
The egress and the ingress routers run various packet proces-
sor variants, like NetSlice, RouteBricks, or pcap.
Each R900 machine is a four socket 2.40GHz quad core
Xeon E7330 (Penryn) with 6MB of L2 cache and 32GB of
RAM—the E7330 is effectively a pair of two dual core CPUs
packaged on the same chip, each with 3MB of L2 cache.
By contrast, the R710 machines are dual socket 2.93GHz
Xeon X5570 (Nehalem) with 8MB of shared L3 cache and
12GB of RAM, 6GB connected to each of the two CPU
sockets. The Nehalem CPUs support hardware threads, or
hyperthreads, hence the operating system manages a total of
16 processors. Each R710 machine is equipped with two
Myri-10G NICs, one CX4 10G-PCIE-8B-C+E NIC and one
10G-PCIE-8B-S+ENICwith a 10G-SFP-LR transceiver. Fi-
gure 1(a) depicts the R710 internal structure with two NICs.
The egress router is connected to the ingress router via a
10 meter single-mode fiber optic patch cable, and each router
is connected to the corresponding switch through a 6 meter
CX4 cable. Two of the R900 machines are each equipped
with an Intel 82598EB 10-Gigabit CX4 NIC, while the other
two R900 machines are connected to the switches through
all of their four Broadcom NetXtreme II BCM5708 Gigabit
Ethernet NICs. We use the additional R900 machines, al-
though the egress and ingress routers only have one 10GbE
connection on each side, since a single R900 machine with a
10GbE interface is unable to receive (in the best configura-
tion) more than roughly 5Gbps worth of MTU size (1500
byte packets) traffic. The packet rate (pps) for the R710
router with the Myricom 10GbE NIC is roughly the same
for small (64 byte) and MTU size packets. The same obser-
vation applies for the R900 client with the Intel 10GbE NIC.
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Figure 4: Packet routing throughput.
RouteBricks altered the NIC driver to increase the packet
rate by performing DMA transfers of small packets in a sin-
gle transaction on the PCIe bus. We have not implemented
this feature yet—it is not clear such batched DMA transfers
is possible on our Myricom NICs.
Unless specified otherwise, we generate traffic between
the R900 machines with Netperf [44] that consists of MTU
size UDP packets at line rate (10Gbps). The machines run
the Linux kernel version 2.6.28-17; we use the myri10ge ver-
sion 1.5.1 driver for the Myri-10G NICs and the ixgbe ver-
sion 2.0.44.13 driver for the Intel NICs. Both drivers support
NAPI and are configured with factory default interrupt coa-
lescence parameters. To enable RouteBricks, we modified
the myri10ge driver to work in polling mode with Click (we
used Linux kernel version 2.6.24.7 with Click, the most re-
cent version supported).
All values presented are averaged over multiple indepen-
dent runs, between as low as eight and as high as 32 runs; the
error bars denote standard error of the mean and are always
present, although most of the time they are sufficiently small
to be virtually invisible.
4.2 Forwarding / Routing
Figure 4 shows the UDP payload throughput for the most
basic functionality—packet routing with MTU size packets.
We compare the NetSlice implementation with the default
in-kernel routing, a RouteBricks implementation, and with
the best configurations of pcap user-space solutions. Utiliz-
ing all NIC queues and all CPUs, NetSlice forwards packets
at nominal line rate (roughly 9.7Gbps for MTU packet size
and MAC layer overhead), as do the kernel and RouteBricks
routing. However, the best pcap variants top off at about
2.25Gbps. There is no difference between pcap and pcap-
mmap, while Click user-space does in fact perform worse.
For each case, the Figure shows the additional scenario in
which all traffic is handled by a single NIC queue (per avail-
able NIC). In this case, the kernel achieves 7.59Gbps, while
NetSlice achieves 74% of the kernel throughput, while pcap-
mmap achieves 111 of the throughput achieved by NetSlice,
and about 7.6 times better than regular pcap. As expected,
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Figure 5: Routing throughput for single a NIC queue, a
single NetSlice, and various u-peer CPU placements.
Configuration Packets / µs RTT (µs)
Linux kernel 1/100 242.24±42.14
Linux kernel 10/100 279.48±42.74
NetSlice (no batching) 1/100 255.38±39.98
NetSlice (no batching) 10/100 308.10±44.51
NetSlice (128-batch) 1/100 255.67±40.18
NetSlice (128-batch) 10/100 301.33±42.16
Table 1: Round-trip-time (RTT) between the end-hosts.
in-kernel variants perform better since routing is performed
at an early stage, and less CPU work (zero-copy forwarding)
is expended per dropped packet [38].
The take-away is that the NetSlice kernel to user-space
communication channel is highly efficient, even when a sin-
gle channel is used (here two CPUs and one NIC queue per
NIC). Moreover, using more than a single NetSlice easily
sustains line rate—currently, our clients are not able to gen-
erate more than 10Gbps worth of MTU-size packet traffic.
Next, we evaluate the importance of the u-peer CPU place-
ment. User-space processing takes place on the u-peer CPU
as part of the spatial partitioning that isolates individual Net-
Slices. Here we used a single NetSlice to stress one commu-
nication channel that handles all traffic in isolation. Since
only two tandem CPU cores and one NIC queue per NIC
are utilized, the experiment only accounts for direct interfer-
ence (like cache coherency, cache misses due to pollution)
within a single NetSlice. Additional indirect interference is
expected in the general case, however, the NetSlice spatial
partitioning was designed precisely to keep such interference
to a minimum. Figure 5 shows the throughput given various
core placement choices and the number of I/O vectors used
for batched operations. There are several key observations.
First, if the user-mode task does not use the CPU affinity as
instructed by NetSlice, the default choice made by the OS
scheduler is suboptimal. Moreover, the high error bars im-
ply that the kernel does not attempt to perform smart task
placement. The Linux scheduler is primitive in that it typi-
cally moves a task on the runqueue of a different CPU only
if the current CPU is deemed congested.
The second observation is that using the same CPU for
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Datarate CPU usage (% of single CPU)
(Mbps) Total k-peer u-peer
1000.9 31.34±1.00 1.90±0.30 29.44±0.73
2001.8 63.49±1.39 12.41±0.72 51.09±0.68
3002.7 100.38±0.88 24.56±1.61 75.82±0.92
4003.2 102.28±2.69 14.29±3.41 87.99±0.72
5003.1 103.40±2.78 17.94±2.90 85.46±1.36
Table 2: CPU usage: One NetSlice (2 CPUs) forwarding.
both in-kernel and user-space processing performs the worst—
there are simply not enough cycles to counter the excessive
overheads introduced by the context switches. Additionally,
there is an impedance mismatch between the task context
and the in-kernel processing that is performed in a softirq
context and is of strictly higher priority than the task, i.e. the
task is not scheduled enough cycles. This setting is compli-
cated further by the kernel’s per-CPU ksoftirqd threads
that are spawned to act as rate-limiters during receive-live-
lock scenarios [38].
The third observation is that same-chip and hyperthread
placement outperform the scenario in which the user-space
processing happens on a different chip. This is consistent
with the memory hierarchy—i.e. accessing the shared L3
cache is faster than accessing data over the QuickPath inter-
socket link. However, note that the gap between same-chip
and different-chip data access decreases considerably with
the increase in the number of I/O vectors. This is likely be-
cause batching increases code and data locality, and hard-
ware optimizations like pre-fetching and pipelined process-
ing are in effect. Batched processing also improves the per-
formance of user-space processing on the hyperthread, how-
ever to a lesser extent than same-chip placement, presum-
ably because the hardware threads still contend for func-
tional units (e.g. ALUs) within the (shared) physical core.
The best case is when the peer CPUs are on the same chip
yet are not hyperthreads. However, the Figure shows the sce-
nario in which a single NetSlice is used, hence only the peer
CPUs are utilized, all the remaining cores are idle. In the
general case, such a placement choice is only viable when
there is a lower number of NetSlices than there are available
CPUs. By default, NetSlice performs user-space processing
on the sibling hyperthread, if one is available—having two
sibling hyperthreads work on different NetSlices would split
the cache levels (higher than the LLC) into half.
Figure 5 also shows the performance increase due to Net-
Slice batching. For the default peer CPU placement (i.e. sib-
ling hyperthreads) we observe a 46.2% increase in aggregate
throughput from singleton send / receive to 256 batched I/O
vectors shuttled between user-space and the kernel in a sin-
gle operation, even though the kernel uses the fast system
call processor instructions (e.g. SYSENTER).
In summary, the forwarding throughput of a single Net-
Slice is eleven times larger than the best pcap. Of that, batch-
ing provides a 46.2% throughput increase, peer CPU place-
ment provides a 78.3% throughput increase when batching is
used and 66.6% increase with no batching, while the stream-
lined path of packets (with no batching or peer CPU place-
ment) provides a 4.5 times throughput increase over pcap-
mmap. This coarse break-down does not reveal the subtle
interaction between NIC queues nor the cross core, cross
PCIe bus, and cross QuickPath interconnect interference.
Table 1 shows the additional latency introduced by a sin-
gle NetSlice forwarding element. The experiment shows
the roud-trip-time (RTT) between an R900 end-host and the
Ingress Router while traffic flows through the Egress Router
(Figure 3). The Table depicts the Egress Router perform-
ing standard in-kernel forwarding, and forwarding through
NetSlice with batching both disabled and enabled (128 I/O
vectors). The table shows two scenarios, one in which the
sender issues packets at a steady rate of one every 100µs
and a second in which the sender issues 10 packets in rapid
succession every 100µs. The two-way latency introduced by
NetSlice is 19µs on average (at most 28µs), which is half the
standard deviation of the reported RTTs. The latency intro-
duced by NetSlice is in fact smaller than the effects of NIC
interrupt coalescence (IC) and NAPI, two ubiquitous tech-
niques that have been universally adopted to the detriment
of latency (e.g. the myri10ge driver defaults the rx-usecs
IC parameter to 75µs and does not compile without NAPI).
Table 2 shows the NetSlice CPU utilization while for-
warding traffic through a single NIC queue, for increasing
input data rates. As expected, the CPU utilization increases
with the data rate, however, the increase is less sharp for
rates greater than 3Gbps. This is due to batching which,
while seldom used for rates less than 3Gbps, is required to
forward packets at increasingly higher data rates, as we pre-
viously showed in Figure 5.
4.3 IPsec
Next we evaluate a CPU intensive packet processing task,
namely IPsec encryption with 128 bit key (typically used by
VPNs). We implemented AES encryption in Cipher-block
Chaining (CBC) [54] mode of operation. Our experiments
focused on steady-state performance, hence the key estab-
lishment protocol is not evaluated. We use IPsec to evaluate
how NetSlice scales with the number of cores. IPsec accel-
erators typically need all the CPU cycles they can spare and
two NetSlices proved sufficient to forward all the 10Gbps
MTU-size traffic that our testbed was able to generate.
Ideally, NetSlice should only trail RouteBricks by a con-
stant factor (per CPU) due to the cycles spent performing
an additional copy per packet and the overhead of protection
domain crossings (system calls). Figure 6 shows that Net-
Slice does scale linearly with the number of CPUs, closely
following RouteBricks. The NetSlice throughput is roughly
8% less than that of RouteBricks. RouteBricks tops off at
9157Mbps, about 600Mbps shy of nominal line rate. Net-
Slice tops off at about 8513Mbps. We expect both NetSlice
and RouteBricks to continue to scale linearly given more
cores. By contrast, the user-space variants using pcap scale
poorly and are unable to take advantage of the current tech-
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Figure 7: IPsec throughput, all vs. single NIC queue.
nology trend towards placing many independent cores on the
same silicon die. (The Figure reports on the best user-space
pcap variants with a dispatch thread load balancing packets
to threads bound to CPUs exclusively.)
Figure 7 shows IPsec throughput results for the best con-
figurations of NetSlice, RouteBricks, and pcap user-space
solutions along with the additional scenario in which all traf-
fic is handled by a single NIC queue. First, notice that the
pcap variants top off at about 2258Mbps in the common
case and perform poorly when traffic is handled by a sin-
gle NIC queue. As with routing, the pcap-mmap outper-
forms conventional pcap in the latter scenario and NetSlice,
like RouteBricks, vastly outperforms the user-space variants.
NetSlice also achieves better throughput than RouteBricks
since all traffic that is routed to a single NIC queue is handled
by RouteBricks with a single CPU in kernel mode, whereas
NetSlice handles it with a pair of CPUs, one running in
kernel-mode and one running the user-mode task.
The take-away is that NetSlice scales with the number of
available cores as good as the in-kernel RouteBricks imple-
mentation does. By contrast, user-space variants that use
conventional raw sockets scale poorly and are comprehen-
sively outperformed by NetSlice and RouteBricks during a
CPU intensive task like IPsec.
5. RELATEDWORK
It has been well known that large scale cache coherent,
and potentially NUMA, multiprocessors require careful op-
erating system design, or else bottlenecks prevent the sys-
tems from reaching their performance potential. Indeed, op-
erating systems like Tornado/K42 [31, 58] have been care-
fully designed to minimize contention by clustering and re-
plicating key kernel data structures, and by employing intri-
cate scheduling algorithms that, for example, take NUMA
locality into account.
More recently, there have been several research efforts
that aimed at redesigning the OS from the ground up in or-
der to effectively exploit the emerging and now ubiquitous
multi-core architectures. Corey [10] is an ExoKernel-like
OS within which shared kernel data structures and kernel
intervention are kept to a minimum, while applications are
given explicit control over the sharing of resources. This
allows the Corey kernel to perform finer grained locking
of highly accessed data structures, like process memory re-
gions. The Barrelfish research operating system [6] explores
how to structure the OS as a distributed system in order to
best utilize future multi- and many-core, potentially hetero-
geneous systems. Similarly, the Helios [46] operating sys-
tem tackles building and tuning applications for heteroge-
neous systems through satellite kernels. Satellite kernels ex-
port a uniform set of OS abstractions across all CPUs and
communicate one with another by means of explicit mes-
sage passing instead of relying on a cache coherent memory
system. The Tessellation OS [32] introduces a “nano-visor”
to enforce strict spatial and temporal resource multiplexing
between library OSes. To ensure resource isolation, the Tes-
sellation OS envisions hardware support for resources that
have been traditionally hard to share, like caches and mem-
ory bandwidth.
Like the Tessellation OS, NetSlice performs spatial parti-
tioning of the CPU, memory, and multi-queue NIC resources
at coarse granularity. However, the NetSlice partitioning is
domain specific, and the performance isolation need not be
strongly enforced, instead it is implicit by the design of the
NetSlice abstraction itself.
Historically, there have been a large number of zero-copy
user-space network stacks proposed [7, 17, 23, 49, 50, 52, 56,
59]. Their general approach was to eliminate the OS in-
volvement on the communication path, and virtualize the
NIC while providing direct, low-level access to the network.
Some of these approaches relied on hardware support, for
example, U-Net [59] and its commercial successor VIA [4,
18] required a communications co-processor capable of de-
multiplexing packets into user-space buffers, and an on-board
MMU (Memory Management Unit) to perform RDMA (Re-
mote DMA) [2]. The former is not available on typical Eth-
ernet NICs, moreover, IOMMUs are currently unable to han-
dle page faults [22]. Other systems [12, 13, 17] rely on vir-
tual memory and page protection techniques, however, on
demand memory mapping of shared buffers is tricky and can
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be unnecessarily expensive. As a result, such techniques are
yet to be adopted by mainstream kernels.
NetSlice is orthogonal to prior work that placed the net-
work stack in user-space. Further, it does not use zero-copy
techniques since they were not necessary (see Section 3.2)
and they would have prevented portability.
Software routers Achilles’ heel has been, and continues to
be, the low performance with respect to their hardware coun-
terparts. Nevertheless, recent efforts, like RouteBricks [16],
have shown that modern multi-core architectures and multi-
queue NICs are well suited for building low-range software
routers, albeit in kernel-space. RouteBricks relies on a clus-
ter of PCs fitted with Nehalem multi-core CPUs and multi-
queue NICs, connected through a k-degree butterfly inter-
connect. Packets are forwarded / routed at aggregate rates
of 24.6Gbps per PC, however, the interconnect routing algo-
rithm introduces packet re-ordering. The PacketShader [25]
software router takes RouteBricks further by providing an
entire framework for general-purpose packet processing that
utilizes the Graphics Processing Unit (GPU).
Internally, RouteBricks uses the Click [30] modular router,
an elegant framework for building functionality from smaller
building blocks arranged in a flow graph. However, Click is
aimed at building routers and does not easily express general
packet processing; e.g. it cannot support global state that ex-
tends across building blocks.
In general, software routers are implemented within the
kernel [24, 57], early in the network stack and below the
(raw) socket interface. Full blown software routers like Route-
Bricks [16] may require distributed coordination algorithms
to decide interconnect forwarding paths [1]. By contrast,
NetSlice provides support for user-space implementation of
individual packet processing units, independent of intercon-
nects. Complex packet processing logic, like rule-based for-
warding [53], or the distributed coordination in RouteBricks
may be seamlessly built using NetSlice (NetSlice does not
re-order packets).
NetSlice can be used to implement the XORP [62] open
source routing platform, or to provide rapid prototyping of
OpenFlow [36] forwarding elements. For example, the cur-
rent NetFPGA [33] reference implementation is limited to
four 1GbE interfaces (the recently launched NetFPGA-10G
supports four 10GbE interfaces), whereas NetSlice is only
limited by the number of CPUs and PCIe connections a com-
modity server can support. Moreover, developers need not
have intimate Verilog knowledge, or worry about details such
as gateware real-estate.
The new Threaded NAPI (TNAPI) PF RING [52] support
improves on the raw socket by creating one virtual NIC per
receive queue and capturing traffic from each virtual NIC
with a different user-space thread (somewhat similar to Net-
Slice’s spatial partitioning). In general, such packet capture
techniques are only optimized for the receive path, ignoring
the transmission, which means that they provide no support
for efficient interface-to-interface forwarding, which is the
most basic software router / packet processor functionality.
6. CONCLUSION
The end of CPU frequency scaling is ushering in a world
of slow cores and fast networks. This paper introduced the
NetSlice operating system abstraction that enables building
scalable packet processors in user-space. NetSlice tightly
couples the hardware and software packet processing resour-
ces by performing domain specific, coarse-grained, spatial
partitioning of CPU cores, memory, and NIC resources. Net-
Slice also provides the application with control over these
resources. On top of each resource partition, NetSlice super-
imposes independent streamlined communication channels
to shuttle packets between NICs and user-space and bypass
the default network stack. While it is backward compati-
ble with the conventional socket API, the NetSlice API also
provides batched send / receive operations to amortize the
cost of protection domain crossings. Further, NetSlice is
portable, working with existing device drivers. We demon-
strate NetSlice by showing that complex user-space packet
processors can scale linearly with the number of cores and
operate at nominal 10Gbps line speeds.
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